|
|
9cb4c54999
|
Added UIT and slice-4 CRC code
|
2026-02-22 12:14:53 +00:00 |
|
|
|
e99a3ea903
|
Found the seek bug at last (thanks ben)
|
2026-02-12 23:10:57 +00:00 |
|
|
|
549535523a
|
Trying to fathom SM lockup on seek
|
2026-02-12 22:31:01 +00:00 |
|
|
|
02d1692118
|
Table based CRC and a few race protections
|
2026-02-12 20:53:27 +00:00 |
|
|
|
de71e9864a
|
Revision 1.1 and working data out
|
2025-10-23 21:59:07 +01:00 |
|
|
|
c76475f4d8
|
Version 1.1 rework
|
2025-09-08 20:23:27 +01:00 |
|
|
|
812901985e
|
Optimized data loading
|
2025-09-06 21:16:48 +01:00 |
|
|
|
4206ff21e4
|
Made loading concurrent
|
2025-09-05 21:59:54 +01:00 |
|
|
|
bf6760347e
|
Rework SD interface and add head 4
|
2025-09-05 19:36:48 +01:00 |
|
|
|
d8ddc608aa
|
Added ability to set CRC parameters
|
2025-09-04 16:02:09 +01:00 |
|
|
|
d14554c0ac
|
Full track streaming and CLI interface
|
2025-09-04 14:42:58 +01:00 |
|
|
|
2ff87878a8
|
Reversed bit ordering to make more sense
|
2025-09-03 23:28:12 +01:00 |
|
|
|
55960de530
|
Ability to transmit an MFM header block achieved
|
2025-09-03 23:17:10 +01:00 |
|
|
|
7755b7180f
|
Exported
|
2025-06-15 21:43:46 +01:00 |
|
|
|
9b31a1d322
|
End of version 1 design
|
2025-05-19 22:14:03 +01:00 |
|
|
|
c13645d89a
|
Almost finished HW design
|
2025-05-15 22:32:08 +01:00 |
|
|
|
7646cab226
|
Fixed footprints and started layout
|
2025-05-08 21:57:24 +01:00 |
|
|
|
64cbfe0e64
|
Bus interface
|
2025-05-03 00:51:44 +01:00 |
|
|
|
06b8f3bb14
|
Initial import
|
2025-05-01 21:07:50 +01:00 |
|
